Here’s one of the coolest parts of VHDL: Simulation! You can actually see all the little bits of your code run, visually!

Here’s an example of a basic simulation window (click to make much bigger!)

Each green line represents the state of any given signal.

**WILL FINISH LATER**

Powered by ScribeFire.